



Voltage divider bias



This is the biasing circuit wherein, I_{CQ} and V_{CEQ} are almost independent of β . The level of I_{BQ} will change with β so as to maintain the values of I_{CQ} and V_{CEQ} almost same, thus maintaining the stability of Q point. Two methods of analyzing a voltage divider bias circuit are: Exact method – can be applied to any voltage divider circuit Approximate method – direct method, saves time and energy, can be applied in most of the circuits. Exact method In this method, the Thevenin equivalent network for the network to the left of the base terminal to be found.

To find E_{th}



From the above circuit,

$$E_{th} = V_{R2} = R_2 V_{CC} / (R_1 + R_2)$$



In the above network, applying KVL

$$(E_{th} - V_{BE}) = I_B [R_{th} + (\beta + 1) R_E]$$

$$I_B = (E_{th} - V_{BE}) / [R_{th} + (\beta + 1) R_E]$$

Analysis of Output loop KVL to the output loop:


$$V_{CC} = I_C R_C + V_{CE} + I_E R_E \quad I_E \cong I_C \quad \text{Thus, } V_{CE} = V_{CC} - I_C (R_C + R_E)$$

Note that this is similar to emitter bias circuit.

Approximate analysis:

The input section of the voltage divider configuration can be represented by the network shown in the next slide.

Input Network



The emitter resistance R_E is seen as $(\beta+1)R_E$ at the input loop. If this resistance is much higher compared to R_2 , then the current I_B is much smaller than I_2 through R_2 .

This means, $R_i \gg R_2$ OR $(\beta+1)R_E \geq 10R_2$ OR $\beta R_E \geq 10R_2$ This makes I_B to be negligible. Thus I_1 through R_1 is almost same as the current I_2 through R_2 . Thus R_1 and R_2 can be considered as in series. Voltage divider can be applied to find the voltage across R_2 (V_B) $V_B = V_{CC} R_2 / (R_1 + R_2)$

Once V_B is determined, V_E is calculated as, $V_E = V_B - V_{BE}$ After finding V_E , I_E is calculated as, $I_E = V_E / R_E \quad I_E \cong I_C \quad V_{CE} = V_{CC} - I_C (R_C + R_E)$